A unified framework for design validation and manufacturing test
- 24 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 875-884
- https://doi.org/10.1109/test.1996.557149
Abstract
New approaches to address the difficult problems in test are necessary if its current status as a major bottleneck in the production of quality integrated circuits is to be changed. The authors propose a new direction for solving the test problem using powerful methods already employed for the formal verification of large circuits. More specifically, they discuss how abstraction techniques can assist conventional ATPG tools when attacking hard to detect faults. The same abstractions can also be used in design verification to increase the level of confidence in a design following simulation, by providing a meaningful measure of the coverage achieved by the verification vectors. In this sense, the authors' approach is geared toward providing a unified fled framework for design validation and manufacturing test.Keywords
This publication has 12 references indexed in Scilit:
- Sequential Redundancy Identification Using Verification TechniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- HITEC: a test generation package for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Implicit state enumeration of finite state machines using BDD'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Sequential circuit verification using symbolic model checkingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design validation: comparing theoretical and empirical results of design error modelingIEEE Design & Test of Computers, 1994
- Redundancy identification/removal and test generation for sequential circuits using implicit state enumerationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Automatic functional test generation using the extended finite state machine modelPublished by Association for Computing Machinery (ACM) ,1993
- CRIS: A test cultivation program for sequential VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- A functional fault model for sequential machinesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Implementing Safety-Critical Systems: The VIPER MicroprocessorPublished by Springer Nature ,1988