A functional fault model for sequential machines
- 1 January 1992
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 11 (9) , 1065-1073
- https://doi.org/10.1109/43.159992
Abstract
This paper proposes a fault model in the state transition level for finite state machines. In this single-state-transition (SST) fault model, a fault causes the destination state of a state transition to be faulty. The effectiveness of this model is shown by both analysis and experimental results. The analysis shows that a test set that detects all SST faults will also detect most multiple-state-transition (MST) faults in practical finite state machines. Because any defective sequential machine may be viewed as having a multiple-state-transition fault of some arbitrary multiplicity, the high coverage of multiple-state-transition faults implies that the quality of the test set generated for SST faults is close to that of the sequences derived from the checking experiment. It is also shown that the upper bound of the length of the SST fault test is 2 . M - N2 for an N-state M-transition machine, while that of the checking sequence is exponential. Based on the fault model, the authors developed an automatic test generation algorithm and built a test generation system named FTG. Experimental results show that the test set generated for SST faults achieves high single stuck-at fault coverage as well as high transistor fault coverage for a multilevel implementation of the machine. The achieved transistor fault coverage is considerably higher than that of the test set generated for single stuck-at faults.This publication has 9 references indexed in Scilit:
- A protocol test generation procedurePublished by Elsevier ,2003
- Design of sequential machines for efficient test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Test generation for highly sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The BACK algorithm for sequential test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Hierarchical multi-level fault simulation of large systemsJournal of Electronic Testing, 1990
- A partial scan method for sequential circuits with feedbackIEEE Transactions on Computers, 1990
- Fault Modeling and Logic Simulation of CMOS and MOS Integrated CircuitsBell System Technical Journal, 1978
- Checking Experiments ror Sequential MachinesIEEE Transactions on Computers, 1971
- Fault detecting experiments for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1964