A Hardware Architecture for Switch-Level Simulation
- 1 July 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 4 (3) , 239-250
- https://doi.org/10.1109/tcad.1985.1270120
Abstract
No abstract availableThis publication has 15 references indexed in Scilit:
- A Switch-Level Model and Simulator for MOS Digital SystemsIEEE Transactions on Computers, 1984
- Simulating Pass Transistor Circuits Using Logic Simulation MachinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Circuit analysis, logic simulation, and design verification for VLSIProceedings of the IEEE, 1983
- The Yorktown Simulation Engine: IntroductionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- The Yorktown Simulation EnginePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- MOSSIM: A Switch-Level Simulator for MOS LSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Techniques for the simulation of large-scale integrated circuitsIEEE Transactions on Circuits and Systems, 1979
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976
- MOTIS-An MOS timing simulatorIEEE Transactions on Circuits and Systems, 1975
- TEGAS2---anatomy of a general purpose TEST GENERATION AND SIMULATION system for digital logicPublished by Association for Computing Machinery (ACM) ,1972