Simulating Pass Transistor Circuits Using Logic Simulation Machines
- 1 January 1983
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
An algorithm for pass transistor simulation using the Yorktown Simulation Engine (YSE) is outlined. Implementing this algorithm yields an efficient tool for custom VLSI circuit design verification and fault simulation. Modeling of circuits under this environment is defined, including the analysis of the algorithm's performance for some general circuit types. A number of specific examples are discussed in detail.Keywords
This publication has 8 references indexed in Scilit:
- The Yorktown Simulation Engine: IntroductionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Software Support for the Yorktown Simulation EnginePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- The Yorktown Simulation EnginePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- MOSSIM: A Switch-Level Simulator for MOS LSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- A MOS Modelling Technique for 4-State True-Value Hierarchical Logic Simulation or Karnough KnowledgePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- A MOS/LSI Oriented Logic SimulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their TestabilityIEEE Transactions on Computers, 1980
- Fault Modeling and Logic Simulation of CMOS and MOS Integrated CircuitsBell System Technical Journal, 1978