Congestion reduction during placement based on integer programming
- 13 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10923152,p. 573-576
- https://doi.org/10.1109/iccad.2001.968712
Abstract
This paper presents a novel method to reduce routing congestion during placement stage. The proposed approach is used as a post-processing step in placement. Congestion reduction is based on local improvement on the existing layout. However, the approach has a global view of the congestion over the entire design. It uses integer linear programming (ILP) to formulate the conflicts between multiple congested regions, and performs local improvement according to the solution of ILP. Experiments show that the proposed approach can effectively reduce the total overflow of global routing result. The short running time of the algorithm indicates good scalability on large designs.Keywords
This publication has 9 references indexed in Scilit:
- Early wirability checking and 2D congestion-driven circuit placementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Efficient and effective placement for very large circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Congestion-driven placement using a new multi-partitioning heuristicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Congestion driven quadratic placementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Estimating routing congestion using probabilistic analysisPublished by Association for Computing Machinery (ACM) ,2001
- Congestion minimization during placementIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000
- Requirements for models of achievable routingPublished by Association for Computing Machinery (ACM) ,2000
- Can recursive bisection alone produce routable placements?Published by Association for Computing Machinery (ACM) ,2000
- GORDIAN: VLSI placement by quadratic programming and slicing optimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991