Performance optimizations, implementation, and verification of the SGI Challenge multiprocessor
- 1 January 1994
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 134-143
- https://doi.org/10.1109/hicss.1994.323177
Abstract
This paper presents the architecture, implementation, and performance results for the SGI Challenge symmetric multiprocessor system. Novel aspects of the architecture are highlighted, as well as key design trade-offs targeted at increasing performance and reducing complexity. Multiprocessor design verification techniques and their impact is also presented. The SGI Challenge system architecture provides a high-bandwidth, low-latency cache-coherent interconnect for several high performance processors, I/O busses, and a scalable memory system. Hardware cache coherence mechanisms maintain a consistent view of shared memory for all processors, with no software overhead and minimal impact on processor performance. HDL simulation with random, self checking vector generation and a lightweight operating system on full processor models contributed to a concept to customer shipment cycle of 26 months.Keywords
This publication has 5 references indexed in Scilit:
- Verifying a multiprocessor cache controller using random test generationIEEE Design & Test of Computers, 1990
- Efficient synchronization primitives for large-scale cache-coherent multiprocessorsPublished by Association for Computing Machinery (ACM) ,1989
- Cache coherence protocols: evaluation using a multiprocessor simulation modelACM Transactions on Computer Systems, 1986
- A low-overhead coherence solution for multiprocessors with private cache memoriesPublished by Association for Computing Machinery (ACM) ,1984
- Using cache memory to reduce processor-memory trafficPublished by Association for Computing Machinery (ACM) ,1983