A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with picoampere stand-by current
- 1 October 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 35 (10) , 1498-1501
- https://doi.org/10.1109/4.871328
Abstract
A super cut-off CMOS (SCCMOS) scheme is proposed and demonstrated by measurement to achieve high-speed and low stand-by current CMOS VLSIs in sub-1-V supply voltage regime. By overdriving the gate of a cut-off MOSFET, the SCCMOS suppresses leakage current below 1 pA per logic gate in a stand-by mode while high-speed operation in an active mode is possible with low-threshold voltage of 0.1-0.2 V. The SCCMOS pushes the low-voltage operation limit 0.2 V further down compared with conventional schemes while maintaining the same stand-by current level.Keywords
This publication has 5 references indexed in Scilit:
- A 0.5 V 200 MHz 1-stage 32 b ALU using a body bias controlled SOI pass-gate logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Pass transistor based gate array architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 50% active-power saving without speed degradation using standby power reduction (SPR) circuitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOSIEEE Journal of Solid-State Circuits, 1995
- The impact of gate-induced drain leakage current on MOSFET scalingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987