The circuits and physical design of the synergistic processor element of a CELL processor
- 27 July 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A 32b 4-way SIMD dual-issue synergistic processor element of a CELL processor is developed with 20.9 million transistors in 14.8mm/sub 2/ using a 90nm SOI technology. CMOS static gates implement the majority of the logic. Dynamic circuits are used in critical areas, occupying 19% of the non-SRAM area. ISA, microarchitecture, and physical implementation are tightly coupled to achieve a compact and power efficient design. Correct operation has been observed up to 5.6GHz at 1.4V supply and 56/spl deg/C.Keywords
This publication has 3 references indexed in Scilit:
- A cycle accurate power estimation toolPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- The design and implementation of a first-generation CELL processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A streaming processing unit for a CELL processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005