A multiplier chip with multiple-valued bidirectional current-mode logic circuits
- 1 April 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 21 (4) , 43-56
- https://doi.org/10.1109/2.50
Abstract
A description is given of a 32*32-bit signed digit multiplier implemented with multiple-valued, bidirectional, current-mode circuits and based on two-microcomputer complementary metal-oxide-semiconductor technology. The multiplier can perform 32-bit two's-complement multiplication with three-stage SD full adders using a binary-tree addition scheme The effective multiplier size in the chip and the power dissipation are almost half that of the corresponding binary CMOS multiplier. The multiply time is comparable to that of the fastest binary multiplier. These results establish the effectiveness of the technology for future very large scale integration.Keywords
This publication has 6 references indexed in Scilit:
- Design and implementation of quaternary NMOS integrated circuits for pipelined image processingIEEE Journal of Solid-State Circuits, 1987
- Multiple-Valued Logic—its Status and its FutureIEEE Transactions on Computers, 1984
- High Density Integrated Computing Circuitry with Multiple Valued LogicIEEE Journal of Solid-State Circuits, 1980
- Multivalued Integrated Injection LogicIEEE Transactions on Computers, 1977
- A Proof of the Modified Booth's Algorithm for MultiplicationIEEE Transactions on Computers, 1975
- Signed-Digit Numbe Representations for Fast Parallel ArithmeticIEEE Transactions on Electronic Computers, 1961