Negative bias temperature instability of pMOSFETs with ultra-thin SiON gate dielectrics

This publication has 8 references indexed in Scilit:

• An ultra-thin silicon nitride gate dielectric with oxygen-enriched interface (OI-SiN) for CMOS with EOT of 0.9 nm and beyond
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• The influence of SiN films on negative bias temperature instability and characteristics in MOSFET's
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Very high performance 40 nm CMOS with ultra-thin nitride/oxynitride stack gate dielectric and pre-doped dual poly-Si gate electrodes
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Low-leakage and highly-reliable 1.5 nm SiON gate-dielectric using radical oxynitridation for sub-0.1 μm CMOS
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Interface structures generated by negative-bias temperature instability in Si/SiO2 and Si/SiOxNy interfaces
  Applied Physics Letters, 2002
• Bias temperature instability in scaled p/sup +/ polysilicon gate p-MOSFET's
  IEEE Transactions on Electron Devices, 1999
• Mechanism of negative-bias-temperature instability
  Journal of Applied Physics, 1991
• Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices
  Journal of Applied Physics, 1977