System-level exploration for Pareto-optimal configurations in parameterized systems-on-a-chip
- 13 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Provides a technique for efficiently exploring the configuration space of a parameterized system-on-a-chip (SOC) architecture to find all Pareto-optimal configurations. These configurations represent the range of meaningful power and performance tradeoffs that are obtainable by adjusting parameter values for a fixed application mapped onto the SOC architecture. The approach extensively prunes the potentially large configuration space by taking advantage of parameter dependencies. The authors have successfully incorporated the technique into the parameterized SOC tuning environment (Platune) and applied it to a number of applications.Keywords
This publication has 16 references indexed in Scilit:
- Register-transfer level estimation techniques for switching activity and power consumptionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Energy estimation for 32-bit microprocessorsPublished by Association for Computing Machinery (ACM) ,2000
- A programmable unified cache architecture for embedded applicationsPublished by Association for Computing Machinery (ACM) ,2000
- High-level power modeling, estimation, and optimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1998
- A framework for estimation and minimizing energy dissipation of embedded HW/SW systemsPublished by Association for Computing Machinery (ACM) ,1998
- Towards a high-level power estimation capability [digital ICs]IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
- Information theoretic measures for power analysis [logic design]IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
- Energy consumption modeling and optimization for SRAM'sIEEE Journal of Solid-State Circuits, 1995
- Power dissipation estimate by switch level simulation (CMOS circuits)Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- Accurate simulation of power dissipation in VLSI circuitsIEEE Journal of Solid-State Circuits, 1986