A Data-driven Architecture For Rapid Prototyping Of High Throughput Dsp Algorithms

This publication has 9 references indexed in Scilit:

• iWarp: an integrated solution to high-speed parallel computing
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A video digital signal processor with a vector-pipeline architecture
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Cache memory design for the data transport to array processors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Fast prototyping of datapath-intensive architectures
  IEEE Design & Test of Computers, 1991
• Consistency in dataflow graphs
  IEEE Transactions on Parallel and Distributed Systems, 1991
• A 30-MHz trellis codec chip for partial-response channels
  IEEE Journal of Solid-State Circuits, 1991
• Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decomposition
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1989
• User-programmable gate arrays
  IEEE Spectrum, 1988
• A data-driven VLSI array for arbitrary algorithms
  Computer, 1988