A 9 ns 1 Mb CMOS SRAM
- 13 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A 1-Mb (256k*4/1M*1) CMOS SRAM (static random access memory), fabricated using a half-micron triple-poly double-metal CMOS technology, is reported. A 9-ns access time is attained with 5-V supply and 30-pF load capacitance. This access time has been achieved with a three-stage pMOS cross-coupled sense amplifier, 0.6- mu m high-performance MOSFETs, and an optimized internal supply voltage scheme. A redundancy scheme with no access time penalty has been incorporated. The sense amplifier circuit combined with a CMOS cross-coupled preamplifier has under 10-ns access time. Address and data output waveforms are shown. Typical active current is 55 mA at 30 MHz, and typical standby current is 15 mA (TTL). Typical RAM characteristics are listed.<>Keywords
This publication has 2 references indexed in Scilit:
- A 15-ns 1-Mbit CMOS SRAMIEEE Journal of Solid-State Circuits, 1988
- A 0.1/spl mu/A standby current, bouncing-noise-immune 1Mb SRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988