An optimization approach to the synthesis of multichip architectures

Publisher Website

1 March 1994

journal article
Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Vol. 2 (1) , 11-20
https://doi.org/10.1109/92.273145

Abstract

No abstract available

Keywords

This publication has 18 references indexed in Scilit:

Synthesizing embedded speed-optimized architectures
IEEE Journal of Solid-State Circuits, 1993
Optimal synthesis of high-performance architectures
IEEE Journal of Solid-State Circuits, 1992
A formal approach to the scheduling problem in high level synthesis
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
Synthesis of application-specific multiprocessor architectures
Published by Association for Computing Machinery (ACM) ,1991
CHOP
Published by Association for Computing Machinery (ACM) ,1991
Multiprocessor scheduling with interprocessor communication delays
Operations Research Letters, 1988
Integer and Combinatorial Optimization
Published by Wiley ,1988
Solving Large-Scale Zero-One Linear Programming Problems
Operations Research, 1983
A Formal Method for the Specification, Analysis, and Design of Register-Transfer Level Digital Logic
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
Multiprocessor Scheduling with the Aid of Network Flow Algorithms
IEEE Transactions on Software Engineering, 1977