iDEAS: a delay estimator and transistor sizing tool for CMOS circuits
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 9.3/1-9.3/4
- https://doi.org/10.1109/cicc.1990.124697
Abstract
The iDEAS algorithm incorporates a delay estimator that uses both the rise and fall delay to find the critical path through a given circuit. A method that attempts to minimize the area-delay product of the circuit is developed to optimize the sizes of transistors along the critical path. These two steps are repeated until the specified delay and area requirements for the circuit are met. This algorithm is designed for use on combinational circuits, and is also applicable to clocked circuits, where each stage of the clocked circuit is combinational.Keywords
This publication has 5 references indexed in Scilit:
- MOSIZ: a two-step transistor sizing algorithm based on optimal timing assignment method for multi-stage complex gatesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- Optimization-based transistor sizingIEEE Journal of Solid-State Circuits, 1988
- Transistor sizing in CMOS circuitsPublished by Association for Computing Machinery (ACM) ,1987
- Signal Delay in RC Tree NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- Geometric Programming: Methods, Computations and ApplicationsSIAM Review, 1980