Current integrating receivers for high speed system interconnects
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 107-110
- https://doi.org/10.1109/cicc.1995.518147
Abstract
This paper presents a high speed receiver design that utilizes current integration in order to increase its noise immunity. The integration of current on a capacitor based on the incoming signal voltage effectively averages the incoming signal over its valid time period, therefore filtering out high frequency noise. An experimental design illustrating the concept has been fabricated in a 1.2 /spl mu/m CMOS technology. The receiver dissipates 2.7 mW of power operating from a 5-V supply, achieves error free operation at a clock frequency of 250 MHz, and occupies 60/spl times/450 /spl mu/m/sup 2/ of silicon area.Keywords
This publication has 4 references indexed in Scilit:
- A Cmos 500 Mbps/pin Synchronous Point to Point Link InterfacePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- 500 Mbyte/sec data-rate 512 Kbits*9 DRAM using a novel I/O interfacePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A CMOS low-voltage-swing transmission-line transceiverPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A CMOS 8-Bit High-Speed A/D Converter ICIEEE Journal of Solid-State Circuits, 1985