StepNP: a system-level exploration platform for network processors

10 December 2002

journal article
Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers

Vol. 19 (6) , 17-26
https://doi.org/10.1109/mdt.2002.1047740

Abstract

The fast-changing communications market requires high-performance yet flexible network-processing platforms. StepNP is an exploratory network processor simulation environment for exploring applications, multiprocessor network-processing architectures, and SoC tools. Supporting model interaction, instrumentation, and analysis, the platform lets R&D teams easily add new processors, coprocessors, and interconnects.

Keywords

This publication has 5 references indexed in Scilit:

Network processors: a perspective on market requirements, processor architectures and embedded S/W tools
Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
Networks on chips: a new SoC paradigm
Computer, 2002
FlexWare: a retargetable, embedded-software development environment
IEEE Design & Test of Computers, 2002
On-chip communication architecture for OC-768 network processors
Published by Association for Computing Machinery (ACM) ,2001
The click modular router
ACM Transactions on Computer Systems, 2000