An asynchronous architecture for modeling intersegmental neural communication

Abstract

This paper presents an asynchronous VLSI architecture for modeling the oscillatory patterns seen in segmented biological systems. The architecture emulates the intersegmental synaptic connectivity observed in these biological systems. The communications network uses address-event representation (AER), a common neuromorphic protocol for data transmission. The asynchronous circuits are synthesized using communicating hardware processes (CHP) procedures. The architecture is scalable, supports multichip communication, and operates independent of the type of silicon neuron (spiking or burst envelopes). A 16-segment prototype system was developed, tested, and implemented; data from this system are presented.

Keywords

This publication has 13 references indexed in Scilit:

Using a Hybrid Neural System to Reveal Regulation of Neuronal Network Activity by an Intrinsic Current
Journal of Neuroscience, 2004
A Multiconductance Silicon Neuron With Biologically Matched Dynamics
IEEE Transactions on Biomedical Engineering, 2004
A CMOS programmable analog memory-cell array using floating-gate circuits
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001
Point-to-point connectivity between neuromorphic chips using address events
IEEE Transactions on Circuits and Systems II: Express Briefs, 2000
Analogue VLSI Morris-Lecar neuron
Electronics Letters, 1997
Silicon auditory processors as computer peripherals
IEEE Transactions on Neural Networks, 1993
Phase Coupling by Synaptic Spread in Chains of Coupled Neuronal Oscillators
Science, 1992
A silicon neuron
Nature, 1991
Micropipelines
Communications of the ACM, 1989
Voltage oscillations in the barnacle giant muscle fiber
Biophysical Journal, 1981