Array mapping in behavioral synthesis
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- An algorithm for array variable clusteringPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The combination of scheduling, allocation, and mapping in a single algorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Hidden Markov modeling and fuzzy controllers in FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A model and methodology for hardware-software codesignIEEE Design & Test of Computers, 1993
- Array-data flow analysis and its use in array privatizationPublished by Association for Computing Machinery (ACM) ,1993
- Utilization of multiport memories in data path synthesisPublished by Association for Computing Machinery (ACM) ,1993
- High-Level Synthesis for Real-Time Digital Signal ProcessingPublished by Springer Nature ,1993
- Algorithmic and Register-Transfer Level Synthesis: The System Architect’s WorkbenchPublished by Springer Nature ,1990
- Simulated Annealing: Theory and ApplicationsPublished by Springer Nature ,1987
- A New Algorithm for Floorplan DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986