A case against event-driven simulation for digital system design
- 1 January 1991
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The author argues that the electronic design community too often tries to apply discrete event simulation technology, such as VHDL, to applications for which it is ill-suited. In particular he considers the simulation of synchronous digital designs, and reports two orders of magnitude speed improvement by using compiled simulation instead. The basic design of a simple compiled simulator is outlined.Keywords
This publication has 31 references indexed in Scilit:
- VHDL modeling for analog-digital hardware designs (VHSIS hardware description language)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Switch-level VHDL descriptionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- GRTL-a graphical platform for pipelined system designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An event-driven transient simulation algorithm for MOS and bipolar circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Multilevel design and verification of hardware/software systemsIEEE Journal of Solid-State Circuits, 1990
- A novel approach to accurate timing verification using RTL descriptionsPublished by Association for Computing Machinery (ACM) ,1989
- A Graph-Theoretic Approach for Timing Analysis and its ImplementationIEEE Transactions on Computers, 1987
- Using CAD Tools in the Design of CRISPIEEE Design & Test of Computers, 1987
- An overview of VHDL language and technologyPublished by Association for Computing Machinery (ACM) ,1986
- Timing Verification and the Timing Analysis programPublished by Association for Computing Machinery (ACM) ,1982