Using CAD Tools in the Design of CRISP
- 1 June 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers
- Vol. 4 (3) , 21-31
- https://doi.org/10.1109/mdt.1987.295162
Abstract
CRISP is a high-performance 32-bit RISC microprocessor that uses 172,163 transistors in a 1.75μm CMOS technology. The large chip size of 10.35 mmx 12.23 mm and complexity of the design required an extensive top-down approach in a set of integrated design tools. CAD tools ranged from an instruction set interpreter to detailed timing simulation. Practical problems encountered include communication among different tools and limits on process size, file size, and total compute time. Use of both symbolic compaction and physical layout, while improving initial efficiency, created problems later in the design.Keywords
This publication has 8 references indexed in Scilit:
- A pipelined 32b microprocessor with 13Kb of cache memoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Branch folding in the CRISP microprocessor: reducing branch delay to zeroPublished by Association for Computing Machinery (ACM) ,1987
- Goalie: A Space Efficient System for VLSI Artwork AnalysisIEEE Design & Test of Computers, 1985
- Register allocation for freePublished by Association for Computing Machinery (ACM) ,1982
- MULGA-An Interactive Symbolic Layout System for the Design of Integrated CircuitsBell System Technical Journal, 1981
- Virtual Grid Symbolic LayoutPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Circuit Design Aids on UnixPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- MOTIS-An MOS timing simulatorIEEE Transactions on Circuits and Systems, 1975