Electrostatic and current transport properties of n+/semi-insulating GaAs junctions
- 1 October 1993
- journal article
- Published by AIP Publishing in Journal of Applied Physics
- Vol. 74 (7) , 4571-4589
- https://doi.org/10.1063/1.354376
Abstract
The steady‐state charge‐balance‐related properties of semiconductor junctions between highly doped n‐type epitaxial layers of GaAs and semi‐insulating GaAs substrates are examined. Specific results are obtained for the three most common defect compensation mechanisms within the semi‐insulating material: (i) a deep donor interacting with a shallow acceptor, typified by the case of the EL2 defect and background carbon, respectively; (ii) a shallow donor and a deep acceptor, as would occur for heavy levels of silicon and chromium; and (iii) a deep donor and a deep acceptor, as would be typical of EL2 and light levels of either chromium or a complementary antisite defect. Electrostatic properties, including Fermi‐level positions, built‐in potentials, asymptotic electric‐field profiles, and junction capacitance are analytically derived based upon Hall/Shockley–Read models of the defect states and these are additionally compared against numerical solutions which implement the same models. Junction boundary conditions that pertain to the high‐level injection case normally encountered in these junctions are also analytically derived and verified by numerical simulation. Limitations on the applicability of standard step‐profile p‐n–junction theory are discussed, as are necessary considerations for proper numerical modeling.This publication has 56 references indexed in Scilit:
- Subthreshold conduction in uniformly doped epitaxial GaAs MESFETsIEEE Transactions on Electron Devices, 1989
- Replacing the depletion approximationSolid-State Electronics, 1983
- Approximations for Fermi-Dirac integrals, especially the function F12(η) used to describe electron density in a semiconductorSolid-State Electronics, 1982
- The theory of transient photoconductive processes in II–VI compounds with three deep trapping levelsSolid-State Electronics, 1977
- Boundary conditions for forward biased p-n junctionsSolid-State Electronics, 1973
- Boundary conditions at p-n junctionsSolid-State Electronics, 1971
- A quasi-static technique for MOS C-V and surface state measurementsSolid-State Electronics, 1970
- Abrupt p-n junctions at arbitrary injection levelsSolid-State Electronics, 1969
- Liquid encapsulation crystal pulling at high pressuresJournal of Crystal Growth, 1968
- Hole-electron product of pn junctionsSolid-State Electronics, 1967