ETA: electrical-level timing analysis
- 1 January 1992
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A timing analyzer which performs timing analysis considering electrical-level details such as input signal slope, gate input distinction, charge sharing, and interconnect, while also taking into account such high-level concerns as path sensitization, is described. To achieve the greatest efficiency, ETA operates in two phases: (1) logic and delay precharacterization, and (2) longest path analysis. During the precharacterization phase, each gate is analyzed to get its Boolean function and its load at the transistor level. During the longest path analysis phase, paths from each primary input are enumerated and examined separately. Each potentially longest path is tested for sensitizability at the gate level until a sensitizable longest path is found. The circuit examples given demonstrate the importance of an accurate delay calculation in correctly finding the longest statistically sensitizable path.Keywords
This publication has 10 references indexed in Scilit:
- Modeling the driving-point characteristic of resistive interconnect for accurate delay estimationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- SPECS2: An Integrated Circuit Timing SimulatorPublished by Springer Nature ,2003
- Evaluating RC-interconnect using moment-matching approximationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Incremental techniques for the identification of statically sensitizable critical pathsPublished by Association for Computing Machinery (ACM) ,1991
- Asymptotic waveform evaluation for timing analysisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986
- A Switch-Level Timing Verifier for Digital MOS VLSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Quasi-Static Control of Explicit Algorithms for Transient AnalysisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
- MOTIS-An MOS timing simulatorIEEE Transactions on Circuits and Systems, 1975
- Modeling and simulation of insulated-gate field-effect transistor switching circuitsIEEE Journal of Solid-State Circuits, 1968