Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation
Top Cited Papers
- 7 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 512-515
- https://doi.org/10.1109/iccad.1989.77002
Abstract
An efficient algorithm is presented which accounts for series resistance by computing a reduced-order approximation for the driving-point admittance of an RC tree. The algorithm consists of four rules which allow the Taylor series expansion coefficients of the driving-point admittance looking downstream of a given point in the tree to be correctly propagated further upstream. Rules 1-3 involve movement upstream, along a single branch, and past, respectively, a lumped capacitor to ground, a series lumped resistor, and a uniformly distributed RC segment. Rule 4 involves combining two or more different admittance expansions in parallel at a branch point in the tree. Using an emitter-coupled-logic clock buffer as an example, the authors demonstrate a significant improvement in accuracy.<>Keywords
This publication has 4 references indexed in Scilit:
- An extension of Elmore's delayIEEE Transactions on Circuits and Systems, 1986
- Signal Delay in RC Tree NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- Analysis of Transmission Lines on Integrated-Circuit ChipsIEEE Journal of Solid-State Circuits, 1967
- The Transient Response of Damped Linear Networks with Particular Regard to Wideband AmplifiersJournal of Applied Physics, 1948