Probabilistic synaptic weighting in a reconfigurable network of VLSI integrate-and-fire neurons
- 1 July 2001
- journal article
- review article
- Published by Elsevier in Neural Networks
- Vol. 14 (6-7) , 781-793
- https://doi.org/10.1016/s0893-6080(01)00057-0
Abstract
No abstract availableKeywords
This publication has 17 references indexed in Scilit:
- Edge orientation enhancement using optoelectronic VLSI and asynchronous pulse codingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Analysis of data reconstruction efficiency using stochastic encoding and an integrating receiverIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001
- Relating information capacity to a biophysical model for blowfly photoreceptorsNeurocomputing, 2000
- Point-to-point connectivity between neuromorphic chips using address eventsIEEE Transactions on Circuits and Systems II: Express Briefs, 2000
- Focal-plane analog VLSI cellular implementation of the boundary contour systemIEEE Transactions on Circuits and Systems I: Regular Papers, 1999
- Analog VLSI Stochastic Perturbative Learning ArchitecturesAnalog Integrated Circuits and Signal Processing, 1997
- A neuronal learning rule for sub-millisecond temporal codingNature, 1996
- The Expensive-Tissue Hypothesis: The Brain and the Digestive System in Human and Primate EvolutionCurrent Anthropology, 1995
- Fault-tolerant dynamic multilevel storage in analog VLSIIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1994
- Auditory nerve representation as a front-end for speech recognition in a noisy environmentComputer Speech & Language, 1986