Physical performance limits for shared buffer ATM switches

This publication has 19 references indexed in Scilit:

• A Fully Cmos 622 Mbit/s Atm Switching Element
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• A shared buffer memory switch for an ATM exchange
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A shared-buffer direct-access (SBDA) switch architecture for ATM-based networks
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Fully parallel integrated CAM/RAM using preclassification to enable large capacities
  IEEE Journal of Solid-State Circuits, 1996
• A multifunctional high-speed switch element for ATM applications
  IEEE Journal of Solid-State Circuits, 1992
• A high-speed CMOS circuit for 1.2-Gb/s 16*16 ATM switching
  IEEE Journal of Solid-State Circuits, 1992
• Optimal cost/performance design of ATM switches
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
• 32*32 shared buffer type ATM switch VLSIs for B-ISDNs
  IEEE Journal on Selected Areas in Communications, 1991
• Fast packet switch architectures for broadband integrated services digital networks
  Proceedings of the IEEE, 1990
• Buffer Behavior for Batch Poisson Arrivals and Single Constant Output
  IEEE Transactions on Communications, 1970