Fully parallel integrated CAM/RAM using preclassification to enable large capacities

This publication has 12 references indexed in Scilit:

• Architectures for large-capacity CAMs
  Integration, 1995
• A 180 MHz 0.8 mu m BiCMOS modular memory family of DRAM and multiport SRAM
  IEEE Journal of Solid-State Circuits, 1993
• 6 ns cycle 256 kb cache memory and memory management unit
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1993
• A four megabit Dynamic Systolic Associative Memory chip
  Journal of Signal Processing Systems, 1992
• A 288-kb fully parallel content addressable memory using a stacked-capacitor cell structure
  IEEE Journal of Solid-State Circuits, 1992
• A sub-micron BiCMOS technology for telecommunications
  Microelectronic Engineering, 1991
• A self-testing reconfigurable CAM
  IEEE Journal of Solid-State Circuits, 1991
• A 1.2-million transistor, 33-MHz, 20-b dictionary search processor (DISP) ULSI with a 160-kb CAM
  IEEE Journal of Solid-State Circuits, 1990
• Vector-Centered CAM Architecture For Image Coding Using Vector Quantization
  Published by SPIE-Intl Soc Optical Eng ,1989
• Content-Addressable Memories
  Published by Springer Nature ,1987