A 288-kb fully parallel content addressable memory using a stacked-capacitor cell structure
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 27 (12) , 1927-1933
- https://doi.org/10.1109/4.173123
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- A 288-kbit fully parallel content addressable memory using stacked capacitor cell structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 2.6 Gbyte/sec bandwidth cache/TLB macro for high-performance RISC processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 20 kbit associative memory LSI for artificial intelligence machinesIEEE Journal of Solid-State Circuits, 1989
- A 4-Kbit associative memory LSIIEEE Journal of Solid-State Circuits, 1985
- An 8-kbit content-addressable and reentrant memoryIEEE Journal of Solid-State Circuits, 1985
- Dynamic cross-coupled bitline content addressable memory cell for high density arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A 1 K bit Associative Memory LSIJapanese Journal of Applied Physics, 1983
- Novel high density, stacked capacitor MOS RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- Low-cost associative memoryIEEE Journal of Solid-State Circuits, 1972
- A 150-nanosecond associative memory using integrated MOS transistorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1966