Circuit design techniques for low-voltage operating and/or giga-scale DRAMs
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 4 references indexed in Scilit:
- 1V high-speed digital circuit technology with 0.5μm multi-threshold CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A well-synchronized sensing/equalizing method for sub-1.0 V operating advanced DRAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Stand-by/active mode logic for sub-1 V 1 G/4 Gb DRAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993