The use of threshold functions and Boolean-controlled network elements for macromodeling of LSI circuits
- 1 June 1978
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 13 (3) , 326-332
- https://doi.org/10.1109/jssc.1978.1051048
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- Potential of MOS technologies for analog integrated circuitsIEEE Journal of Solid-State Circuits, 1978
- CALMOS: a computer-aided layout program for MOS/LSIIEEE Journal of Solid-State Circuits, 1977
- F/LOGIC - An interactive fault and logic simulator for digital circuitsPublished by Association for Computing Machinery (ACM) ,1976
- MOTIS-An MOS timing simulatorIEEE Transactions on Circuits and Systems, 1975
- A computer modeling approach for LSI digital structuresIEEE Transactions on Electron Devices, 1975
- Digital Logic Simulation in a Time-Based, Table-Driven EnvironmentComputer, 1975
- Macromodeling of integrated circuit operational amplifiersIEEE Journal of Solid-State Circuits, 1974
- LAMP: Logic-Circuit SimulatorsBell System Technical Journal, 1974
- Algorithms for ASTAP--A network-analysis programIEEE Transactions on Circuit Theory, 1973