Efficient bit-serial complex multiplication and sum-of-products computation using distributed arithmetic
- 24 March 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 11, 2203-2206
- https://doi.org/10.1109/icassp.1986.1168625
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- A single chip radix-2 FFT butterfly architecture using parallel data distributed arithmeticIEEE Journal of Solid-State Circuits, 1984
- A digital adaptive filter using a memory-accumulator architecture: Theory and realizationIEEE Transactions on Acoustics, Speech, and Signal Processing, 1983
- A simple FFT butterfly arithmetic unitIEEE Transactions on Circuits and Systems, 1981
- Two's Complement Pipeline MultipliersIEEE Transactions on Communications, 1976
- A new hardware realization of digital filtersIEEE Transactions on Acoustics, Speech, and Signal Processing, 1974