A single chip radix-2 FFT butterfly architecture using parallel data distributed arithmetic
- 1 June 1984
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 19 (3) , 368-373
- https://doi.org/10.1109/JSSC.1984.1052151
Abstract
It is shown how distributed arithmetic techniques can be applied in parallel-data arithmetic computations to achieve highly regular and efficient VLSI structures on silicon. Two individual arithmetic processor chips are described as examples of the technique. The chips described, which are intended primarily for computation of the FFT butterfly, each contain the functional equivalence of two parallel pipelined multipliers. The first chip is an 8-bit prototype device which has been designed and fabricated on a standard 5-/spl mu/m silicon-gate n-channel MOS process. The second chip is a 16-bit CMOS-SOS design which uses a modified architecture to achieve higher clocking rates and improved versatility in systems use.Keywords
This publication has 3 references indexed in Scilit:
- Radix-2 FFT butterfly processor using distributed arithmeticElectronics Letters, 1983
- A simple FFT butterfly arithmetic unitIEEE Transactions on Circuits and Systems, 1981
- A SIGNED BINARY MULTIPLICATION TECHNIQUEThe Quarterly Journal of Mechanics and Applied Mathematics, 1951