Efficient parasitic substrate modeling for monolithic mixed-A/D circuit design and verification

This publication has 12 references indexed in Scilit:

• Rapid simulation of substrate coupling effects in mixed-mode ICs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• AWE-Inspired
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Mixed-Signal Switching Noise Analysis Using Voronoi-Tessellated Substrate Macromodels
  Proceedings of the 39th conference on Design automation - DAC '02, 1995
• Reduced-order modeling of large linear subcircuits via a block Lanczos algorithm
  Published by Association for Computing Machinery (ACM) ,1995
• A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM
  IEEE Journal of Solid-State Circuits, 1994
• Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits
  IEEE Journal of Solid-State Circuits, 1993
• An Implementation of the Look-Ahead Lanczos Algorithm for Non-Hermitian Matrices
  SIAM Journal on Scientific Computing, 1993
• Asymptotic waveform evaluation for timing analysis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
• A sweepline algorithm for Voronoi diagrams
  Algorithmica, 1987
• Chip Substrate Resistance Modeling Technique for Integrated Circuit Design
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984