New techniques for deterministic test pattern generation

This publication has 16 references indexed in Scilit:

• Combinational profiles of sequential benchmark circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• ATPG for ultra-large structured designs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Robust search algorithms for test pattern generation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Combinational test generation using satisfiability
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
• Dynamic search-space pruning techniques in path sensitization
  Published by Association for Computing Machinery (ACM) ,1994
• Test pattern generation using Boolean satisfiability
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
• PROOFS: a fast, memory-efficient sequential circuit fault simulator
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
• Improved deterministic test pattern generation with applications to redundancy identification
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• SOCRATES: a highly efficient automatic test pattern generation system
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• The Complexity of Fault Detection Problems for Combinational Logic Circuits
  IEEE Transactions on Computers, 1982