Combinational profiles of sequential benchmark circuits
Top Cited Papers
- 13 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1929-1934
- https://doi.org/10.1109/iscas.1989.100747
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- A framework and method for hierarchical test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A modular scan-based testability systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Advanced automatic test pattern generation and redundancy identification techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- McMAP: a fast technology mapping procedure for multi-level logic synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Automated synthesis for testabilityIEEE Transactions on Industrial Electronics, 1989
- On the Acceleration of Test Generation AlgorithmsIEEE Transactions on Computers, 1983
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981