A modular scan-based testability system

This publication has 10 references indexed in Scilit:

• Boundary scan with cellular-based built-in self-test
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Advanced automatic test pattern generation and redundancy identification techniques
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• McMAP: a fast technology mapping procedure for multi-level logic synthesis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Testability-Driven Random Test-Pattern Generation
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Reconvergent fanout analysis and fault simulation complexity of combinational circuits
  Electronics Letters, 1987
• Accelerated Fault Simulation and Fault Grading in Combinational Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Accelerated transition fault simulation
  Published by Association for Computing Machinery (ACM) ,1987
• On the Acceleration of Test Generation Algorithms
  IEEE Transactions on Computers, 1983
• Redundancy and Don't Cares in Logic Synthesis
  IEEE Transactions on Computers, 1983
• An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits
  IEEE Transactions on Computers, 1981