Boolean manipulation with free BDD's. First experimental results

This publication has 18 references indexed in Scilit:

• Logic verification using binary decision diagrams in a logic synthesis environment
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Sequential circuit verification using symbolic model checking
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Analysis and manipulation of Boolean functions in terms of decision graphs
  Published by Springer Nature ,1993
• Symbolic Boolean manipulation with ordered binary-decision diagrams
  ACM Computing Surveys, 1992
• Synthesis for Testability: Binary Decision Diagrams
  Published by Springer Nature ,1992
• On the complexity of VLSI implementations and graph representations of Boolean functions with application to integer multiplication
  IEEE Transactions on Computers, 1991
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• Equivalence of free boolean graphs can be decided probabilistically in polynomial time
  Information Processing Letters, 1980
• Binary Decision Diagrams
  IEEE Transactions on Computers, 1978
• The complexity of equivalence and containment for free single variable program schemes
  Published by Springer Nature ,1978