Denotational semantics of a synchronous VHDL subset

This publication has 25 references indexed in Scilit:

• A framework for macro- and micro-time to model VHDL attributes
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Clean formal semantics for VHDL
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A Denotational Definition of the VHDL Simulation Kernel
  Published by Elsevier ,1993
• Symbolic Boolean manipulation with ordered binary-decision diagrams
  ACM Computing Surveys, 1992
• Formal verification of VHDL descriptions in the Prevail environment
  IEEE Design & Test of Computers, 1992
• Verification of synchronous sequential machines based on symbolic execution
  Published by Springer Nature ,1990
• Sequential circuit verification using symbolic model checking
  Published by Association for Computing Machinery (ACM) ,1990
• Formal verification of hardware correctness: introduction and survey of current research
  Computer, 1988
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• Can programming be liberated from the von Neumann style?
  Communications of the ACM, 1978