Approximate Models of Multiple Bus Multiprocessor Systems
- 1 March 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-35 (3) , 220-228
- https://doi.org/10.1109/tc.1986.1676746
Abstract
Two classes of approximate models are developed for multiprocessor systems containing P processors, M memories, and B buses. One class of models is based on the flow equivalence technique for the approximate analysis of queueing networks. A memory invariance principle is presented and used to obtain the parameters of this model. This approach is used to model homogeneous processor systems where memory times are either constant or exponentially distributed random variables. The second class of models is based on the method of surrogate delays also commonly used in the approximate analysis of queueing networks. This approach produces an iterative algorithm which can be used to evaluate heterogeneous systems with exponential memory times. The accuracy of both classes of models is evaluated through simulation. Lastly, as a byproduct of these models, an algorithm is presented with which to determine the distribution of the number of nonempty service centers in a product form queueing network.Keywords
This publication has 23 references indexed in Scilit:
- Performance Analysis of Future Shared Storage SystemsIBM Journal of Research and Development, 1984
- Bandwidth of Crossbar and Multiple-Bus Connections for MultiprocessorsIEEE Transactions on Computers, 1982
- Memory Interference in Synchronous Multiprocessor SystemsIEEE Transactions on Computers, 1982
- Analysis of Multiprocessors with Private Cache MemoriesIEEE Transactions on Computers, 1982
- LinearizerCommunications of the ACM, 1982
- Analyzing queueing networks with simultaneous resource possessionCommunications of the ACM, 1982
- A model of shared dasd and multipathingPublished by Association for Computing Machinery (ACM) ,1980
- Interleaved Memory Bandwidth in a Model of a Multiprocessor Computer SystemIEEE Transactions on Computers, 1979
- On the Analysis of Memory Conflicts and Bus Contentions in a Multiple-Microprocessor SystemIEEE Transactions on Computers, 1979
- A General Model for Memory Interference in MultiprocessorsIEEE Transactions on Computers, 1977