Performance optimization on low-cost cellular array processors
- 17 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 334-338
- https://doi.org/10.1109/mpcs.1994.367061
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Enhancement of a 2D array processor for an efficient implementation of visual perception tasksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A self-tuning system for real-time optical flow detectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The PAPRICA SIMD array: Critical reviews and perspectivesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Parallel and local feature extraction: a real-time approach to road boundary detectionIEEE Transactions on Image Processing, 1995
- The CLIP7A image processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- The AIS-5000 parallel processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- Parallel Processors for Digital Image ProcessingPublished by Springer Nature ,1979
- A cellular logic array for image processingPattern Recognition, 1973
- DAP---a distributed array processorPublished by Association for Computing Machinery (ACM) ,1973