Fault injection: a method for validating computer-system dependability
- 1 June 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 28 (6) , 47-56
- https://doi.org/10.1109/2.386985
Abstract
Fault-injection involves the deliberate insertion of faults or errors into a computer system in order to determine its response. It has proven to be an effective method for measuring the parameters of analytical dependability models, validating existing fault-tolerant systems, synthesizing new fault-tolerant designs, and observing how systems behave in the presence of faults. Growing dependence on computers in life- and cost-critical applications makes it increasingly important to understand and utilize this technique. This paper motivates the use of fault- injection and develops a taxonomy for interpreting fault-injection experiments. Background on how faults affect computer systems is provided. Results from several recent fault-injection studies are reviewed. Tools that facilitate the use of fault-injection are examined, and areas for future research are discussed.Keywords
This publication has 8 references indexed in Scilit:
- TWO FAULT INJECTION TECHNIQUES FOR TEST OF FAULT HANDLING MECHANISMSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- REACT: a synthesis and evaluation tool for fault-tolerant multiprocessor architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Effects of transient gate-level faults on program behaviorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- FERRARI: a tool for the validation of system dependability propertiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- FOCUS: an experimental environment for fault sensitivity analysisIEEE Transactions on Computers, 1992
- Fault injection for dependability validation: a methodology and some applicationsIEEE Transactions on Software Engineering, 1990
- An experimental study of memory fault latencyIEEE Transactions on Computers, 1989
- Measurement-Based Analysis of Error LatencyIEEE Transactions on Computers, 1987