A methodology for converting polygon-based standards cells from bulk CMOS to SOI CMOS
- 1 October 1997
- journal article
- research article
- Published by Taylor & Francis in International Journal of Electronics
- Vol. 83 (4) , 473-492
- https://doi.org/10.1080/002072197135300
Abstract
A methodology has been developed to convert polygon-based full-custom bulk CMOS cells to SOI/CMOS. This methodology is implemented using the Cadence Design Systems Virtuoso environment. The methodology is demonstrated by converting the orbit scalable CMOSN standard cells. The results are quite good for small cells. However, for complex and highly optimized cell this methodology may lead to a slight increase in the cell area. This methodology can also be applied to further reduce the cell area if the SOI/CMOS cells are redesigned to take advantage of the low-power and high-performance capability of SOI/CMOS. This paper presents the detailed heuristics of the methodology.Keywords
This publication has 7 references indexed in Scilit:
- The Stickizer: a layout to symbolic converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Thin-film SOI technology: the solution to many submicron CMOS problemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Stick diagram extraction program SKELETONPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Modeling for floating body effects in fully depleted SOI MOSFETsIEEE Transactions on Electron Devices, 1993
- Trading speed for low power by choice of supply and threshold voltagesIEEE Journal of Solid-State Circuits, 1993
- A circuit disassembly technique for synthesizing symbolic layouts from mask descriptionsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Analysis of conduction in fully depleted SOI MOSFETsIEEE Transactions on Electron Devices, 1989