Integrating an Electron-Beam System into VLSI Fault Diagnosis

Abstract
Using design data, the system can prepare a logic-state map for the device under test. The map draws top-layer connections in different colors according to their expected logic states so the map may be compared to the DUT image observed by the electron-beam tester. The system has successfully tested a 75K-transistor VLSI device.

This publication has 7 references indexed in Scilit: