A VLSI architecture for real-time image coding using a vector quantization based algorithm
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Signal Processing
- Vol. 40 (1) , 181-189
- https://doi.org/10.1109/78.157193
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Bit serial systolic chip set for real-time image codingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Low-rate image coding with finite-state vector quantizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Compression of color digital images using vector quantization in product codesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Bit-serial VLSI implementation of vector quantizer for real-time image codingIEEE Transactions on Circuits and Systems, 1989
- Systolic architectures for vector quantizationIEEE Transactions on Acoustics, Speech, and Signal Processing, 1988
- 15/30 Mbit/s Universal Digital TV Codec Using a Median Adaptive Predictive Coding MethodIEEE Transactions on Communications, 1987
- An Efficient Nearest Neighbor Search MethodIEEE Transactions on Communications, 1987
- Classified Vector Quantization of ImagesIEEE Transactions on Communications, 1986
- Vector quantizationIEEE ASSP Magazine, 1984