Systolic architectures for vector quantization
- 1 January 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Acoustics, Speech, and Signal Processing
- Vol. 36 (10) , 1651-1664
- https://doi.org/10.1109/29.7553
Abstract
No abstract availableKeywords
This publication has 24 references indexed in Scilit:
- Vector quantizer architectures for speech and image codingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A bit-serial VLSI vector quantizerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A systolic vector quantization processor for real-time speech codingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- LSI Architecture for VQ Systolic Array SystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Application of a VLSI Vector Quantization Processor to Real-Time Speech CodingIEEE Journal on Selected Areas in Communications, 1986
- A note on 'free accumulation' in VLSI filter architecturesIEEE Transactions on Circuits and Systems, 1985
- A VLSI Systolic Architecture for Pattern ClusteringPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Completely-pipelined architectures for digital signal processingIEEE Transactions on Acoustics, Speech, and Signal Processing, 1983
- Vector quantization of speech and speech-like waveformsIEEE Transactions on Acoustics, Speech, and Signal Processing, 1982
- Completely iterative, pipelined multiplier array suitable for VLSIIEE Proceedings G (Electronic Circuits and Systems), 1982