Completely-pipelined architectures for digital signal processing
- 1 August 1983
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Acoustics, Speech, and Signal Processing
- Vol. 31 (4) , 1016-1023
- https://doi.org/10.1109/tassp.1983.1164165
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- Highly parallel architectures for solving linear equationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Some intractable problems in digital signal processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Optimal choice of intermediate latching to maximize throughput in VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A VLSI layout for a pipelined Dadda multiplierACM Transactions on Computer Systems, 1983
- Programming aspects of VLSIPublished by Association for Computing Machinery (ACM) ,1982
- New lower bound techniques for VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- The Area-Time Complexity of Binary MultiplicationJournal of the ACM, 1981
- VLSI Systems and ComputationsPublished by Springer Nature ,1981
- A polynomial time algorithm for optimal routing around a rectanglePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1980
- Discrete Fourier transforms when the number of data samples is primeProceedings of the IEEE, 1968