On mapping algorithms to linear and fault-tolerant systolic arrays
- 1 March 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 38 (3) , 470-478
- https://doi.org/10.1109/12.21135
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- On mapping algorithms to linear and fault-tolerant systolic arraysIEEE Transactions on Computers, 1989
- Optimal matrix multiplication on fault-tolerant VLSI arraysIEEE Transactions on Computers, 1989
- A design methodology for synthesizing parallel algorithms and architecturesJournal of Parallel and Distributed Computing, 1986
- A Mathematical Model for the Verification of Systolic NetworksSIAM Journal on Computing, 1984
- On supercomputing with systolic/wavefront array processorsProceedings of the IEEE, 1984
- Automatic synthesis of systolic arrays from uniform recurrent equationsPublished by Association for Computing Machinery (ACM) ,1984
- Information Transfer in Distributed Computing with Applications to VLSIJournal of the ACM, 1984
- The Diogenes Approach to Testable Fault-Tolerant Arrays of ProcessorsIEEE Transactions on Computers, 1983
- Systolic Processing and an Implementation for Signal and Image ProcessingIEEE Transactions on Computers, 1982