Design of Fail-Safe Sequential Machines Using Separable Codes
- 1 March 1978
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-27 (3) , 249-252
- https://doi.org/10.1109/tc.1978.1675078
Abstract
A method for realization of fail-safe sequential machines, using a class of separable codes called Berger codes in the state assignment, has been presented. The separability property is desirable in certain applications. Both on-set and off-set realizations are used for the next-state functions and this has the advantage over the methods using only on-set realization in that the checker is simpler. Realization of the output circuit is also considered.Keywords
This publication has 8 references indexed in Scilit:
- On Totally Self-Checking Checkers for Separable CodesIEEE Transactions on Computers, 1977
- Design of Reliable Synchronous Sequential CircuitsIEEE Transactions on Computers, 1975
- On-Set Realization of Fail-Safe Sequential MachinesIEEE Transactions on Computers, 1974
- Monotone Functions in Sequential CircuitsIEEE Transactions on Computers, 1973
- Derivation of Minimal Test Sets for Monotonic Logic CircuitsIEEE Transactions on Computers, 1973
- Fail-safe realization of sequential machinesInformation and Control, 1973
- Realization of Fail-Safe Sequential Machines by Using a k-out-of-n CodeIEEE Transactions on Computers, 1971
- A note on error detection codes for asymmetric channelsInformation and Control, 1961