Extraction of gate level models from transistor circuits by four-valued symbolic analysis
- 10 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- Functional abstraction of logic gates for switch-level simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Derivation of signal flow for switch-level simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Automatic classification of node types in switch-level descriptionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Mapping switch-level simulation onto gate-level hardware acceleratorsPublished by Association for Computing Machinery (ACM) ,1991
- Boolean Analysis of MOS CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Algorithmic Aspects of Symbolic Switch Network AnalysisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- COSMOS: a compiled simulator for MOS circuitsPublished by Association for Computing Machinery (ACM) ,1987