Boolean Analysis of MOS Circuits
- 1 July 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 6 (4) , 634-649
- https://doi.org/10.1109/tcad.1987.1270310
Abstract
No abstract availableThis publication has 13 references indexed in Scilit:
- SLS - A Fast Switch Level Simulator for Verification and Fault Coverage AnalysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Simulation of MOS Circuits by Decision DiagramsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- A Hardware Architecture for Switch-Level SimulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Performance Evaluation of FMOSSIM, a Concurrent Switch-Level Fault SimulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Switch-level simulation of VLSI using a special-purpose data-driven computerPublished by Association for Computing Machinery (ACM) ,1985
- Simulating Pass Transistor Circuits Using Logic Simulation MachinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- The Yorktown Simulation EnginePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Programs for verifying circuit connectivity of mos/lsi mask artworkPublished by Association for Computing Machinery (ACM) ,1982
- A unified switching theory with applications to VLSI designProceedings of the IEEE, 1982
- Application of Ternary Algebra to the Study of Static HazardsJournal of the ACM, 1964